I want to simulate system using Same level hybrid cache in gem5. Hybrid L2 cache consists of SRAM and STT-RAM caches. Both have different read and write latencies.
Further, i also want to control, in which cache to place data.
Has anyone already implemented it.
I have seen the patch that implements STT-RAM by defining different read and write latencies
Is there any patch implementing hybrid cache or any other simulator